


Active-HDL 6.3



[Active-HDL 6.3 下载链接1](#)

著者:Aldec, Inc

出版者:Prentice Hall

出版时间:2005-2

装帧:HRD

isbn:9780131866973

For laboratory courses in Digital Design and courses in Advanced Digital Logic, offered in Electrical Engineering departments. This entry-level Electronic Design Automation

(EDA) software tool is based on the same award-winning EDA tool used by professional logic circuit designers every day. Using the identical menus, icons and design flows that have become EDA industry standards, students can become familiar with digital logic design methodologies that use Hardware Description Languages (VHDL and Verilog) or a Block Diagram Editor or a Finite State Machine Editor to create and compile designs. Students can then create testbenches and simulate these designs, using Active-HDL to debug logic circuits in preparation for Synthesis and Implementation to Programmable Logic printed circuit development boards used in Digital Design labs. Programmable Logic devices on these development boards can include Complex Programmable Logic Devices (CPLD), Field Programmable Gate Arrays (FPGA), and structured Application Specific Integrated Circuits (ASIC). Introductory self-paced tutorials that teach VHDL and Verilog programming techniques are also available on the Active-HDL Student Edition 6.3 CD-ROM for reference while creating and compiling a Hardware Description Language (HDL) design."

作者介绍:

目录:

[Active-HDL 6.3_ 下载链接1](#)

标签

评论

[Active-HDL 6.3_ 下载链接1](#)

书评

[Active-HDL 6.3_ 下载链接1](#)