

ASIC and FPGA Verification



[ASIC and FPGA Verification_ 下载链接1](#)

著者:Munden, Richard

出版者:

出版时间:2004-10

装帧:

isbn:9780125105811

Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of

today's digital designs. "ASIC and FPGA Verification: A Guide to Component Modeling" expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs. This book provides numerous models and a clearly defined methodology for performing board-level simulation. It covers the details of modeling for verification of both logic and timing. This is the first book to collect and teach techniques for using VHDL to model 'off-the-shelf' or 'IP' digital components for use in FPGA and board-level design verification.

作者介绍:

目录:

[ASIC and FPGA Verification_ 下载链接1](#)

标签

verification

评论

[ASIC and FPGA Verification_ 下载链接1](#)

书评

[ASIC and FPGA Verification_ 下载链接1](#)